Fig. 1A (Prior Art)







Fig. 1B










Fig. 3B

D15 D	14	D13	D12	D11	D13 D12 D11 D10 D9	60	D8	D2	De	D5	D4	D3 D5		D1	00
Cutl B	14	B13	B13 B12	B11	B11 B10 B9	B3	B8	28	98	B5	B4	B3	B2	B1	B0

Fig. 3C




Fig. 4

	1	
Cycle 4	RxData[3:0]	TxData[3:0]
Cycle 3	RxData[7:4]	TxData[7:4]
Cycle 2	RxSOC, RxAddr.[2:0]	TxSOC,TxAddr.[2:0]
Cycle 1	Control, 0, RxClav,TxClav	Control, 0, RxEnb,TxEnb
DSL Link Pins	RxData[3:0]	TxData[3:0]